SystemC.ppt


文档分类:行业资料 | 页数:约58页 举报非法文档有奖
1/58
下载提示
  • 1.该资料是网友上传的,本站提供全文预览,预览什么样,下载就什么样。
  • 2.下载该文档所得收入归上传者、原创者。
  • 3.下载的文档,不会出现我们的网址水印。
1/58
文档列表 文档介绍
’sbehavioralmodelingisnothigh-levelenoughPeoplegenerallyuseCorC++StandardMethodologyforICsSystem-leveldesignerswriteaCorC++modelWritteninastylized,hardware-likeformSometimesrefinedtobemorehardware-likeC/C++modelsimulatedtoverifyfunctionalityModelgiventoVerilog/VHDLcodersVerilogorVHDLspecificationwrittenModelssimulatedtogethertotestequivalenceVerilog/panyuseditsownsimulationlibrary“Throwthemodeloverthewall”approachmakesiteasytointroduceerrorsProblems:Systemdesignersdon’tknowVerilogorVHDLVerilogorVHDLcodersdon’andC++arebeingusedasad-hocmodelinglanguagesWhynotformalizetheiruse?WhynotinterpretthemashardwarespecificationlanguagesjustasVerilogandVHDLwere?SystemCdevelopedatmyformeremployerSynopsystodojustthisWhatIsSystemC?AsubsetofC++thatmodels/pilerthattranslatesthe“synthesissubset”listWhatIsSystemC?mercialproductSeeoreinformationQuickOverviewASystemCprogramconsistsofmoduledefinitionsplusatop-levelfunctionthatstartsthesimulationModulescontainprocesses(C++methods)heirinterfaceRichsetofportdatatypes(hardwaremodeling,etc.)SignalsinmodulesconveyinformationbetweeninstancesClocksarespecialsignalsthatrunperiodicallyandcantriggerclockedprocessesRichsetofnumerictypes(fixedandarbitraryprecisionnumbers)ModulesHierarchicalentitySimilartoVerilog’smoduleActuallyaC++classdefinitionSimulationinvolvesCreatingobjectsofthisclassTheyconnectthemselvestogetherProcessesintheseobjects(methods)arecalledbytheschedulertoperformthesimulationModulesSC_MODULE(mymod){/*portdefinitions*//*signaldefinitions*//*clockdefinitions*//*storageandstatevariables*//*processdefinitions*/SC_CTOR(mymod){/*Instancesofprocessesandmodules*/}};

SystemC 来自淘豆网www.taodocs.com转载请标明出处.

相关文档 更多>>
非法内容举报中心
文档信息
  • 页数58
  • 收藏数0 收藏
  • 顶次数0
  • 上传人marry201208
  • 文件大小150 KB
  • 时间2019-05-26
最近更新