下载此文档

基于FPGA的HDB3编译码的建模与实现.doc


文档分类:通信/电子 | 页数:约37页 举报非法文档有奖
1/37
下载提示
  • 1.该资料是网友上传的,本站提供全文预览,预览什么样,下载就什么样。
  • 2.下载该文档所得收入归上传者、原创者。
  • 3.下载的文档,不会出现我们的网址水印。
1/37 下载此文档
文档列表 文档介绍
I 基于 FPGA 的 HDB3 编译码的建模与实现吴英发(吉首大学物理科学与信息工程学院,湖南吉首 416000 ) 摘要本文以 FPG A 为硬件平台,基于 ED A工具 QUARTUS Ⅱ为软件平台上对 HDB 3 编/ 译码进行实现。由于在 EDA 的软件平台 QUARTUS Ⅱ上不能处理双极性的信号, 因此对 HDB3 码的编/ 译码的实现分为: 软件部分和硬件部分。软件部分是基于 QUARTUS Ⅱ的平台上对输入的码元进行编码和译码,通过系统仿真,验证了 HDB3 码的编译码的正确性;硬件部分采用 CD74HC4052 双四选一的数模选择器实现单极性到双极性的转换; 采用 AD790 和 SE5539 实现双极性到单极性的转换。最后, 通过仿真,验证了方案的正确性。关键词: HDB3 ;建模; VHDL ;编/ 译码; QUARTUS Ⅱ The Modeling and Realization of the HDB3 Encoding and Decoding Based on FPGA Wu Yingfa ( College of Physics Science and Information Engineering,Jishou University,Jishou,Hunan 416000 ) Abstract The HDB3 encoding and decoding are realized base don taking FPGA as hardware platform and taking QUARTUS Ⅱ,a kind of EDA tool , as the software platform. Because QUARTUS Ⅱ can not deal with the bipolar of signal , the realization of HDB3 ’s encoding/decoding function is divided into two part s: software and hardware part. In the software part: the encoding/decoding of HDB3 are realized based on QUARTUS Ⅱ, and the simulation result that the realization is correct. In the hardware part: the CD74HC4052 are used to realize unipolar /bipolar transformation, at the same time, the AD790 and SE5539 are used to realize bipolar/unipolar transformation. At last, the efficiency of the above method is proved by the simulation results. Key word s: HDB3 ; Modeling ; VHDL ; Encoding/Decoding ; QUARTUS Ⅱ目录第一章绪论·························································································· 1 第二章 EDA 辅助设计工具的介绍······························································· 3 FPGA 的介绍··················································································· 3 PLD 的介绍··············································································· 3 FPGA 的系统介绍······································································· 3 VHDL 语言和 QUARTUS Ⅱ································································ 4 VHDL 语言····························································

基于FPGA的HDB3编译码的建模与实现 来自淘豆网www.taodocs.com转载请标明出处.

非法内容举报中心
文档信息
  • 页数37
  • 收藏数0 收藏
  • 顶次数0
  • 上传人6188
  • 文件大小0 KB
  • 时间2016-04-19